

This listing of claims will replace all prior versions,
and listings, of claims in the application:

1 Claim 1 (original): An apparatus for performing message
2 passing decoding operations, the apparatus comprising:
3 memory including a set of memory locations for
4 storing L sets of Z K-bit messages, where Z is a positive
5 integer greater than one and K and L are non-zero
6 positive integers;
7 a node processor including a plurality of node
8 processing units, each node processing unit for
9 performing at least one of a constraint node processing
10 operation and a variable node processing operation; and
11 a switching device coupled the memory and to
12 the node processing unit, the switching device for
13 passing sets of Z K-bit messages between said memory and
14 said node processor and for re-ordering the messages in
15 at least one of said sets of messages in response to
16 switch control information.

1 Claim 2 (original): The apparatus of claim 1, further
2 comprising:
3 a message ordering control module coupled to
4 said switching device for generating said switch control
5 information used to control the reordering of messages in
6 said at least one set of messages.

1 Claim 3 (original): The apparatus of claim 2, wherein the
2 switching device includes circuitry for performing a
3 message rotation operation to reorder messages included
4 in a set of messages.

1 Claim 4 (original): The apparatus of claim 2, wherein the
2 message ordering control module stores information on the
3 order sets of messages are to be read out of the memory
4 and information indicating what reordering of messages is
5 to be performed by said switch on individual sets of
6 messages read out of the memory.

1 Claim 5 (original): The apparatus of claim 2, wherein the
2 message ordering control module is further coupled to
3 said memory and sequentially generates set identifiers,
4 each set identifier controlling the memory to access
5 memory locations corresponding to a set of messages as
6 part of a single read or write operation.

1 Claim 6 (original): The apparatus of claim 5, wherein
2 each set identifier is a single memory address.

1 Claim 7 (original): The apparatus of claim 2, wherein
2 said plurality of node processing units includes Z node
3 processing units arranged in parallel, each one of the Z
4 node processing units operating in parallel to process a
5 different message in each set of Z messages passed
6 between said memory and said node processor.

1 Claim 8 (original): The apparatus of claim 7, wherein
2 said memory includes an address input which allows each
3 set of messages to be addressed as a unit thereby
4 enabling a set of messages to be read from said memory in
5 a single SIMD read operation.

1 Claim 9 (original): The apparatus of claim 7, wherein
2 said memory includes an address input which allows each
3 set of messages to be addressed as a unit thereby
4 enabling a set of messages to be written into said memory
5 in a single SIMD write operation.

1 Claim 10 (original): The apparatus of claim 1,
2 wherein each of said plurality of node processing units
3 includes a control signal input for receiving a control
4 signal to switch node processing unit operation between a
5 constraint node mode of processing operation and a
6 variable node mode of processing operation.

1 Claim 11 (original): The apparatus of claim 10,
2 further comprising:
3 a decoder control device coupled to said plurality
4 of node processing units, the decoder control device
5 generating said control signal used to control said
6 plurality of node processing units.

1 Claim 12 (original): The apparatus of claim 11,
2 wherein each of the Z processing units performs a
3 variable node low density parity check message processing
4 operation to generate at least one new message from at
5 least one message received from said switching device.

1 Claim 13 (original): The apparatus of claim 10,
2 wherein at least one of the plurality of node
3 processing units includes information indicating a number

4 of messages to be used in each of a plurality of
5 sequential variable node processing operations.

1 Claim 14 (original): The apparatus of claim 7,
2 wherein the decoder control device is further
3 coupled to said message passing control device; and
4 wherein the message passing control device
5 specifies a different order in which each of the L sets
6 of Z messages are to be read out of the memory during the
7 variable node mode of processing operation than during
8 constraint node mode of processing operation.

1 Claim 15 (original): The apparatus of claim 2,
2 further comprising a decoder control module coupled to
3 the message ordering module, the decoder control module
4 including means for supplying information to the message
5 ordering module used to control the order in which each
6 of the L sets of Z messages are to be read out of said
7 memory.

1 Claim 16 (original): The apparatus of claim 15,
2 wherein the decoder control device further includes means
3 for supplying an edge index to the message ordering
4 module which controls the generation of the set
5 identifiers supplied to said memory.

1 Claim 17 (original): The apparatus of claim 16,
2 further comprising a degree memory coupled to the node
3 processor for storing as set of node degree information.

1 Claim 18 (original): The apparatus of claim 17,
2 wherein the control device further generates a node index
3 used to determine which node degree information in the
4 stored set of node degree information is to be supplied
5 to the node processor at any given time.

Claims 19-49 (canceled)